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Abstract—Shift registers with linear feedback are frequently
used. They owe their popularity to very well developed theoretical
base. Registers with feedback of prime polynomials are of
particular practical importance. They are willingly applied as test
sequence generators and test response compactors. The article
presents an attempt to extend the class of registers with linear
feedback. Basing on the formal description of the register, the
algorithms of register transformation are proposed. It allows to
obtain the registers with equivalent graphs.
Keywords—LFSR register perturbation entropy equivalent
formofgraphsalgorithmsof transformation
I. INTRODUCTION
Registers with linear feedback realized by the prime polyno-
mial are of particular importance – they are widely discussed
in the literature. LFSR registers are used in circuits testing
as test generators (they generate pseudo-random sequences)
and test response compactors. They are also widely used in
cryptography and hence they have many practical applications
in the field of telecommunication: pseudo-random sequence
generators, cyclic coding, convolutional coding, scrambling,
reed-solomon coding or reed-solomon decoding. A formal
description of LFSR allows to extend the class of these
registers. The operation of LFSR can be shown basing on
the information theory and this approach is presented in the
section II on the article. The maintenance of proper correlation
between streams creating feedback is of particular importance
in the implementation of transformation algorithms. A formal
description of these registers allows to realize transformation
algorithms – it is presented in the section III. The proposed
approach allows to extend the class of registers with linear
feedback. The scheme of LFSR is shown in Fig. 1.
Fig. 1. LFSR model.
Registers with linear feedback (linear registers) and external
input U(t) – Multi-Input Shift Registers (MISR ) can be
described as follows:
X (t+ 1) = NI ⊕ (T · (NO ⊕X (t))⊕ U (t)) , (1)
or
⎧
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
x1 (t+ 1) = NI1 ⊕ ((a1,1 · (NO1 ⊕ x1 (t))⊕ ...
⊕ a1,n · (NOn ⊕ xn (t)))⊕ u1 (t))
x2 (t+ 1) = NI2 ⊕ ((a2,1 · (NO2 ⊕ x2 (t))⊕ ...
⊕ a2,n · (NOn ⊕ xn (t)))⊕ u2 (t)) ,
...
xn (t+ 1) = NIn ⊕ ((an,1 · (NOn ⊕ xn (t))⊕ ...
⊕ an,n · (NOn ⊕ xn (t)))⊕ un (t))
(2)
where:
X(t) – vector of size n that describes the state of register
– initial state results from the planned assumptions for initial
value.
NO, NI – vector of output/input negation at the size n;
realization of negation is possible by means of the one XOR
gate.
T – matrix describing connections between D flip-flops
(DFFs) with the size of n × n; n – number of bits of the
register (the number of DFFs). The connection is created
from column index to row index (from DFFcolumn index
to DFFrow index). This matrix is a formal description of the
scheme of connections between flip-flops.
U(t) – vector of external input; perturbing stream.
The register without any external vector U(t) is an au-
tonomous register–LinearFeedbackShiftRegisterdescribed
by 	3
:
X (t+ 1) = NI ⊕ T · (NO ⊕X (t)) . (3)
	4
 describes matrix of connection between flip-flops.
an,n an,1 ··· an,n an,1
⎡
⎢
⎢
⎢
⎢
⎣
⎤
⎥
⎥
⎥
⎥
⎦
a1,n a1,1 · · · a1,n a1,1
a2,n a2,1 · · · a2,n a2,1
...
...
. . .
...
...
an−1,n an−1,1 · · · an−1,n an−1,1
an,n an,1 · · · an,n an,1
a1,n a1,1 ··· a1,n a1,1
(4)
Connections betweenD flip-flops are notmarked in fig. 1
(symbol ⊕ represents a function XOR). The connections
betweentheDflip-flops(includingfeedback)areimplemented
by  the thematrixT.	1
describesthe MISR.Because
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the vector U is equal to zero in 	3
 (vector Uis omitted)
then 	3
 performs the autonomous register – the LFSR.
The register with linear feedback is any register due to the
complexity of the connections that can beimplementedbya
matrixT.MatrixT canimplementcomplexcircuits – e.g. by
perturbing registers discussed in the next section of the
paper. VectorsNI andNO implement internalnegation and
their value does not change during operation of the register.
Valuesofnegationvectors(NI(t)andNO(t))canbechanged
during operation of the register in the same way as the
perturbation vectorU(t) – it gives interesting possibilitiesof
implementation (e.g. incryptography).
In a typical approach to the description of the register,
predefined connection schemes are implemented by means
of using the matrix (ai,k = 1 when connection is realized
i ∈ {1, 2, ..., n} and k ∈ {1, 2, ..., n} – TRUE is represented
by 1 in equations and FALSE is represented by 0 for better
presentation):
ai+1,i,an,n–theyimplementconnectionsofacyclicshift
registeri∈{1,2,...,n−1}(see	5
matrixTI),
ai,i+k−1–itinvolvesafeedbackofkflip-flopsgroup(when
k=1ittransformsDtoTflip-flop)andi∈{1,2,...,n−k+
1}(see	5
matrixTII:i=1andk=3;matrixTIII:i=3and
k=1),
a1,i–itrealizesanexternalfeedbacki∈{1,2,...,n−1}
(see	5
matrixTII),
ai,n–itrealizesaninternalfeedbacki∈{2,3,...,n}(see
	5
matrixTIII).
Inthecaseofmixedfeedback(internalandexternal)therule
ai+1,i=a1,i∧ai+1,nshouldberealized(see	5
matrixTIV).
Thecriterionofone typeof feedback forone flip-flopcanbe
definedasfollows:a1,i∧ai+1,n=0.Inthiswayageneralized
classofregisterswithlinearfeedbackisdefined[1].
TI =
⎡
⎢
⎢
⎣
0 0 0 1
1 0 0 0
0 1 0 0
0 0 1 0
⎤
⎥
⎥
⎦ , TII =
⎡
⎢
⎢
⎣
0 0 1 1
1 0 0 0
0 1 0 0
0 0 1 0
⎤
⎥
⎥
⎦ ,
TIII =
⎡
⎢
⎢
⎣
0 0 0 1
1 0 0 0
0 1 0 0
0 0 1 1
⎤
⎥
⎥
⎦ , TIV =
⎡
⎢
⎢
⎣
0 0 1 1
1 0 1 1
0 1 1 1
0 0 1 0
⎤
⎥
⎥
⎦ .
(5)
The remaining connections realize the forward connections:
ai+1+k,i – it involves a forward connection of k flip-flops
group i ∈ {1, 2, ..., n− k − 1}.
There are corresponding cells in the matrix, indices of which
canbecalculatedas follows:k′−k= i−i′andk+i=k′+i′
([2]).When a calculated index is greater thann, it performs
adivisionmodn(see	4)
.Theabovepresentedrelationship
allowstoformulatetransformationsofmatrixT.
 Transformations of the register with linear feedback are
implemented by feedback transformation while the correct
correlation between streams is maintained. Transformations
presentedinthereport[3]arebasedonpatent[4].AtthisQPJOU
the importance of this subject can highlight, that it
inspired thedevelopmentof thepatent.
Registers of equivalent graph have different states in the cor-
responding nodes. Paper [2] gives a transformations of LFSRs
to Bottom-Top and Top-Bottom registers (the generalization
of this class is shown in [1] as well as the generalization of
the LFSRs class. The algorithm of LFSR transformation to
canonical form (external LFSR) is presented in the work [5].
This transformation shows how to maintain a proper correla-
tion streams during their movement. Each step of the register
transformation creates the register with the equivalent graph.
A related issue is the reconfiguration of LFSR realized by
switching feedback [6]. The proposed transformations extend
significantly the approach to the register reconfiguration.
II. REGISTER PERTURBING REGISTER
The simpleconnectionof two registers is shown inFig.2.
A4-bits registerofmaximum cycleperturbs the4-bits cyclic
serial register. 	6
 shows as follows: thematrix Tdescribing
connections, the initial state,vectorsofnegation.
T =
⎡
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎣
1 1 0 1 0 0 0 0
1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0
0 0 1 1 0 0 0 0
0 0 0 1 0 0 0 1
0 0 0 0 1 0 0 0
0 0 0 0 0 1 0 0
0 0 0 0 0 0 1 0
⎤
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎦
,
X(0) =
⎡
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎣
1
1
0
0
1
0
0
0
⎤
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎦
, NO =
⎡
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎣
0
0
0
0
0
0
0
0
⎤
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎦
, NI =
⎡
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎣
0
0
0
0
0
0
0
0
⎤
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎦
,
(6)
cycle: 1, 2, 4, 9, 3, 6, 13, 10, 5, 11, 7, 15, 14, 12, 8.
Fig. 2. The simple feedback shift register perturbed by LFSR with cycle of
maximum length.
The result can be justified as follows (basing on the in-
formation theory [7]). X(t) is the state of the register at the
instant t and U(t) is the state of the perturbing register just
before the transition to the next state X(t + 1) (X(0) is a
known initial state of the register). Entropy of the register X
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is not higher than the sum of conditional entropy of the input
perturbing signal U . The necessary condition of the increase
in entropy of the perturbing register is the lack of correlation
between the perturbation and the state of the register, i.e. the
entropy of the perturbation and the state of the register must
not be zero.
A set of consecutive states in a graph is a path when for all
U(t) the function X (t+ 1) = f (X (t) , U (t)) satisfies the
dependency X (t+ 1) = X (t). It clearly states that the path
is a sub-graph. If the perturbation U(t) is independent on the
state of register X(t) and a n-bit register is perturbed by p-
bit register (where p ≤ n and the analyzed number of states
equals 2p − 1 – for LFSR) then the increase in the register
entropy is the same as in the perturbing register. Basing on
it, the entropy of register X will not be greater than the sum
of the conditional entropy of the input perturbing signal U(t)
and it can reach a maximum value.
If the entropy of n-bit register perturbed by p-bit register of
X (where p ≤ n and the analyzed number of states equals 2p−
1 – for LFSR) reaches its maximum value then the transition
graph describing the behavior of the register constitutes a path
of the graph of the maximum length.
The entropy reaches the maximum value if and only if
the probability of each state has the same value (property of
entropy [7]). It occurs when there are all possible register states
2p−1. In this case, each node of the graph has only one output
– it creates a path of graph.
The situation is complicated when both registers perturb
each other. These are two registersMISR, the operation of
eachof them isdisturbedbystreamU(t)– thephysicalcon-
nectionsandthemodelimplementedbytheformaldescription
arepresented.SuchanexampleisshowninFig.3.Thematrix
of connections and the initial state are shown in 	7
. This
autonomous register has a transition graph with maximum
cycle–255 states:
cycle: 17, 163, 215, 47, 199, 15, 135, 159, 182, 124, 241,
98, 213, 42, 76, 145, 178, 116, 248, 232, 200, 136, 24, 41,
202, 141, 147, 183, 255, 102, 221, 35, 198, 140, 16, 32, 64,
144, 49, 227, 71, 30, 36, 72, 153, 187, 254, 229, 74, 156, 48,
96, 208, 161, 210, 164, 89, 58, 108, 209, 34, 69, 27, 175, 214,
172, 80, 176, 113, 115, 118, 253, 99, 86, 189, 243, 103, 94,
180, 121, 122, 252, 224, 193, 2, 5, 139, 158, 53, 235, 78, 148,
57, 234, 205, 3, 134, 28, 33, 195, 7, 142, 21, 171, 222, 165,
218, 173, 211, 39, 206, 133, 154, 61, 226, 196, 137, 155, 190,
117, 123, 127, 119, 126, 244, 233, 75, 31, 167, 223, 38, 77,
18, 37, 203, 14, 4, 8, 9, 138, 29, 162, 84, 184, 120, 249, 107,
95, 55, 238, 197, 10, 12, 1, 131, 151, 191, 246, 236, 192, 129,
146, 52, 104, 217, 43, 207, 6, 13, 130, 20, 40, 73, 26, 44, 65,
19, 166, 92, 177, 242, 228, 201, 11, 143, 150, 60, 97, 83, 54,
109, 82, 181, 250, 237, 67, 22, 45, 194, 132, 25, 170, 93, 50,
101, 91, 63, 231, 79, 23, 174, 85, 59, 239, 70, 157, 179, 247,
111, 87, 62, 100, 216, 168, 88, 185, 251, 110, 212, 169, 219,
46, 68, 152, 56, 105, 90, 188, 112, 240, 225, 66, 149, 186,
125, 114, 245, 106, 220, 160, 81, 51, 230, 204, 128.
*OUIJTDBTFUIFFOUSPQZDBOSFBDIUIFWBMVF)	96
ȳ)	9
)	6

5IFFRVBMJUZPDDVSTJGBOEPOMZJG9BOE6areindependent.
The above presented discussion can be generalized to the
shift registerswith the non-linear feedback.The similar dis-
cussion is carried out in thework [8] for a complex testing
structure.Schemes2 and3 are the connectionsof twoMISR
registers, their description is realized by 	3
withmatricesof
connections6and7– theyplaya roleofLFSRs.
T =
⎡
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎣
1 1 0 1 0 0 0 1
1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0
0 0 1 1 0 0 0 0
0 0 0 0 0 0 1 1
0 0 0 0 1 0 0 0
0 0 0 0 0 1 0 0
1 0 0 0 0 0 1 0
⎤
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎦
, X(0) =
⎡
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎣
1
0
0
0
1
0
0
0
⎤
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎦
. (7)
Fig. 3. LFSRs perturbed each over.
Theextendedclassofregisterswithlinearfeedbackincludes
allpossibleregisterswithlinearfeedback.2688matriceswith
different connections are determined for 4-bit register with
maximum cycle in the extended classof registerswith linear
feedback.The internalnegationgreatly expands thepossibil-
ities to obtain equivalent graphs [9].Taking into account the
negation vectors (3) 43008 registers for maximum cycle
wereobtained.
III. TRANSFORMATIONS OF REGISTERS
The simple algorithm (1) of registers transformation that
allows to obtain equivalent graphs is described below. Such
a subset of registers can be selected in the extended class
of registers with linear feedback. The example of such a
transformation is shown inFig.4and 	8
.
cycleA: 1, 3, 6 13, 2, 5, 11, 15, 7, 14, 4, 8, 9, 10, 12;
cycleB: 1, 3, 5, 9, 2, 6, 12, 11, 4, 10, 7, 15, 14, 13, 8;
cycleC: 1, 2, 6, 10, 3, 4, 12, 9, 7, 8, 5, 14, 15, 13, 11;
cycleD: 1, 10, 13, 15, 11, 7, 2, 4, 12, 5, 6, 8, 9, 3, 14.
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Algorithm 1: Equivalent form of matrix T .
Input: T – matrix of connections; n – dimension.
Data: c – column vector; r – row vector; cbind() binds
vector of column and matrix; rbind() binds vector
of row and matrix; array() creates matrix (or
vector) of given dimensions and initial value.
Output: Equivalent form of matrix T .
1 c ←− array(FALSE, dim = n);
2 r ←− array(FALSE, dim = n+ 1);
3 T ←− cbind(T, c);
4 T ←− rbind(T, r);
5 for i in n : 1 do
6 for j in 1 : n do
7 T [i+ 1, j + 1] ←− T [i, j];
8 T [1 : n+ 1, 1] ←− T [1 : n+ 1, n+ 1];
9 T [1, 1 : n] ←− T [n+ 1, 1 : n];
10 T ←− T [1 : n, 1 : n];
11 return T;
(a) TA
(b) TB
(c) TC
(d) TD
Fig. 4. LFSRs transformation.
TA =
⎡
⎢
⎢
⎣
1 1 0 1
1 0 0 0
0 1 0 0
0 0 1 1
⎤
⎥
⎥
⎦ , TB =
⎡
⎢
⎢
⎣
1 0 0 1
1 1 1 0
0 1 0 0
0 0 1 0
⎤
⎥
⎥
⎦ ,
TC =
⎡
⎢
⎢
⎣
0 0 0 1
1 1 0 0
0 1 1 1
0 0 1 0
⎤
⎥
⎥
⎦ , TD =
⎡
⎢
⎢
⎣
0 0 0 1
1 0 0 0
0 1 1 0
1 0 1 1
⎤
⎥
⎥
⎦ .
(8)
By implementing the negation of inputs and outputs to the
register described by the matrix TA the following equivalent
transition graphs are obtained:
cyclea: 1, 4, 15, 0, 7, 9, 13, 5, 12, 6, 10, 11, 8, 14, 3;
cycleb: 1, 12, 14, 11, 0, 15, 8, 6, 2, 10, 3, 9, 5, 4, 7;
cyclec: 1, 11, 7, 6, 5, 3, 14, 12, 9, 2, 13, 10, 4, 0, 8;
cycled: 1, 9, 0, 10, 6, 7, 4, 2, 15, 13, 8, 3, 12, 11, 5;
Fig. 5 presents schemes of registers with internal negation
(symbol ◦ represents the negation). 	9
 shows the vectors of
negationof	3
describingtheoperationofregisters.
NIa =
⎡
⎢
⎢
⎣
1
1
1
1
⎤
⎥
⎥
⎦ , NOa =
⎡
⎢
⎢
⎣
0
0
0
0
⎤
⎥
⎥
⎦ , NIb =
⎡
⎢
⎢
⎣
0
0
0
0
⎤
⎥
⎥
⎦ , NOb =
⎡
⎢
⎢
⎣
1
1
1
1
⎤
⎥
⎥
⎦ ,
NIc =
⎡
⎢
⎢
⎣
1
1
1
1
⎤
⎥
⎥
⎦ , NOc =
⎡
⎢
⎢
⎣
1
1
1
1
⎤
⎥
⎥
⎦ , NId =
⎡
⎢
⎢
⎣
0
1
0
1
⎤
⎥
⎥
⎦ , NOd =
⎡
⎢
⎢
⎣
0
1
1
0
⎤
⎥
⎥
⎦ .
(9)
(a)
(b)
(c)
(d)
Fig. 5. LFSRs with internal negation.
Algorithm1shiftscellsofregister.Itcreatesequivalentreg-
isters (Fig.4).While, algorithm2 changes theorderof cells.
	10
 shows the collection of matrices obtained for the 4-bit
register.Cyclesoftheseregistersarepresentedbelow:
cycle1: 1, 2, 4, 9, 3, 6, 13, 10, 5, 11, 7, 15, 14, 12, 8;
cycle2: 1, 2, 8, 5, 3, 10, 13, 6, 9, 7, 11, 15, 14, 12, 4;
cycle3: 1, 4, 2, 9, 5, 6, 11, 12, 3, 13, 7, 15, 14, 10, 8;
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Algorithm 2: Reconfiguration of matrix T .
Input: T – matrix of connections; n – dimension.
Data: s – vector of sequence; map – array of
permutations; listT – collection of reconfigured
matrices; c() creates vector; list() creates list;
permutations() enumerate the possible
permutations of vector; nrow() returns number of
rows; array() see algorithm 2.
Output: Collection of transformed matrices.
1 s ←− c(1 : n);
2 map ←− permutations(s);
3 listT ←− list();
4 for k in 1 : nrow(map) do
5 TD ←− array(FALSE, dim = c(n, n));
6 for i in n : 1 do
7 for j in 1 : n do
8 if T [i, j] then
9 TD[map[k, i],map[k, j]] ←− TRUE;
10 listT [k] ←− TD;
11 return listT;
cycle4: 1, 4, 8, 3, 5, 12, 11, 6, 9, 7, 13, 15, 14, 10, 2;
cycle5: 1, 8, 2, 5, 9, 10, 7, 12, 3, 13, 11, 15, 14, 6, 4;
cycle6: 1, 8, 4, 3, 9, 12, 7, 10, 5, 11, 13, 15, 14, 6, 2;
cycle7: 1, 4, 10, 3, 5, 14, 9, 6, 11, 7, 15, 13, 12, 8, 2;
cycle8: 1, 8, 6, 3, 9, 14, 5, 10, 7, 11, 15, 13, 12, 4, 2;
cycle9: 1, 10, 6, 5, 11, 12, 3, 14, 7, 15, 13, 9, 8, 2, 4;
cycle10: 1, 2, 4, 8, 3, 6, 12, 11, 5, 10, 7, 14, 15, 13, 9;
cycle11: 1, 6, 10, 9, 7, 12, 3, 14, 11, 15, 13, 5, 4, 2, 8;
cycle12: 1, 2, 8, 4, 3, 10, 12, 7, 9, 6, 11, 14, 15, 13, 5;
cycle13: 1, 2, 12, 5, 3, 14, 9, 6, 13, 7, 15, 11, 10, 8, 4;
cycle14: 1, 8, 6, 5, 9, 14, 3, 12, 7, 13, 15, 11, 10, 2, 4;
cycle15: 1, 12, 6, 3, 13, 10, 5, 14, 7, 15, 11, 9, 8, 4, 2;
cycle16: 1, 4, 2, 8, 5, 6, 10, 13, 3, 12, 7, 14, 15, 11, 9;
cycle17: 1, 6, 12, 9, 7, 10, 5, 14, 13, 15, 11, 3, 2, 4, 8;
cycle18: 1, 4, 8, 2, 5, 12, 10, 7, 9, 6, 13, 14, 15, 11, 3;
cycle19: 1, 2, 12, 9, 3, 14, 5, 10, 13, 11, 15, 7, 6, 4, 8;
cycle20: 1, 4, 10, 9, 5, 14, 3, 12, 11, 13, 15, 7, 6, 2, 8;
cycle21: 1, 12, 10, 3, 13, 6, 9, 14, 11, 15, 7, 5, 4, 8, 2;
cycle22: 1, 8, 2, 4, 9, 10, 6, 13, 3, 12, 11, 14, 15, 7, 5;
cycle23: 1, 10, 12, 5, 11, 6, 9, 14, 13, 15, 7, 3, 2, 8, 4;
cycle24: 1, 8, 4, 2, 9, 12, 6, 11, 5, 10, 13, 14, 15, 7, 3;
Scheme of register implemented by the matrix T15 is shown
in Fig. 6 – connections are described by the proper indices of
the matrix elements.
Fig. 6. The implementation of T15 matrix of connections.
T1 =
⎡
⎢
⎢
⎣
0 0 1 1
1 0 0 0
0 1 0 0
0 0 1 0
⎤
⎥
⎥
⎦ , T2 =
⎡
⎢
⎢
⎣
0 0 1 1
1 0 0 0
0 0 0 1
0 1 0 0
⎤
⎥
⎥
⎦ ,
T3 =
⎡
⎢
⎢
⎣
0 1 0 1
0 0 1 0
1 0 0 0
0 1 0 0
⎤
⎥
⎥
⎦ , T4 =
⎡
⎢
⎢
⎣
0 1 0 1
0 0 0 1
1 0 0 0
0 0 1 0
⎤
⎥
⎥
⎦ ,
T5 =
⎡
⎢
⎢
⎣
0 1 1 0
0 0 0 1
0 1 0 0
1 0 0 0
⎤
⎥
⎥
⎦ , T6 =
⎡
⎢
⎢
⎣
0 1 1 0
0 0 1 0
0 0 0 1
1 0 0 0
⎤
⎥
⎥
⎦ ,
T7 =
⎡
⎢
⎢
⎣
0 1 0 0
0 0 1 1
1 0 0 0
0 0 1 0
⎤
⎥
⎥
⎦ , T8 =
⎡
⎢
⎢
⎣
0 1 0 0
0 0 1 1
0 0 0 1
1 0 0 0
⎤
⎥
⎥
⎦ ,
T9 =
⎡
⎢
⎢
⎣
0 0 1 0
1 0 0 1
0 1 0 0
1 0 0 0
⎤
⎥
⎥
⎦ , T10 =
⎡
⎢
⎢
⎣
0 0 0 1
1 0 0 1
0 1 0 0
0 0 1 0
⎤
⎥
⎥
⎦ ,
T11 =
⎡
⎢
⎢
⎣
0 0 0 1
1 0 1 0
1 0 0 0
0 1 0 0
⎤
⎥
⎥
⎦ , T12 =
⎡
⎢
⎢
⎣
0 0 1 0
1 0 1 0
0 0 0 1
0 1 0 0
⎤
⎥
⎥
⎦ ,
T13 =
⎡
⎢
⎢
⎣
0 0 1 0
1 0 0 0
0 1 0 1
0 1 0 0
⎤
⎥
⎥
⎦ , T14 =
⎡
⎢
⎢
⎣
0 0 1 0
0 0 0 1
0 1 0 1
1 0 0 0
⎤
⎥
⎥
⎦ ,
T15 =
⎡
⎢
⎢
⎣
0 1 0 0
0 0 1 0
1 0 0 1
1 0 0 0
⎤
⎥
⎥
⎦ , T16 =
⎡
⎢
⎢
⎣
0 0 0 1
0 0 1 0
1 0 0 1
0 1 0 0
⎤
⎥
⎥
⎦ ,
T17 =
⎡
⎢
⎢
⎣
0 0 0 1
1 0 0 0
1 1 0 0
0 0 1 0
⎤
⎥
⎥
⎦ , T18 =
⎡
⎢
⎢
⎣
0 1 0 0
0 0 0 1
1 1 0 0
0 0 1 0
⎤
⎥
⎥
⎦ ,
T19 =
⎡
⎢
⎢
⎣
0 0 0 1
1 0 0 0
0 1 0 0
0 1 1 0
⎤
⎥
⎥
⎦ , T20 =
⎡
⎢
⎢
⎣
0 0 0 1
0 0 1 0
1 0 0 0
0 1 1 0
⎤
⎥
⎥
⎦ ,
T21 =
⎡
⎢
⎢
⎣
0 1 0 0
0 0 0 1
1 0 0 0
1 0 1 0
⎤
⎥
⎥
⎦ , T22 =
⎡
⎢
⎢
⎣
0 0 1 0
0 0 0 1
0 1 0 0
1 0 1 0
⎤
⎥
⎥
⎦ ,
T23 =
⎡
⎢
⎢
⎣
0 0 1 0
1 0 0 0
0 0 0 1
1 1 0 0
⎤
⎥
⎥
⎦ , T24 =
⎡
⎢
⎢
⎣
0 1 0 0
0 0 1 0
0 0 0 1
1 1 0 0
⎤
⎥
⎥
⎦ .
(10)
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Transformations of matrix are useful for the creating reg-
isters of equivalent transition graphs. It can be of practical
importance for long registers. Thanks to the reconfigurable
hardware technology used in the FPGA just such algorithms
become meaningful.
IV. CONCLUSIONS
The physical connections and themodel implemented by
the formal description is presented in the article by means
of schemes and matrices. The foregoing discussion allows
to extend the class of LFSRs to registers described by
	1
. The condition necessary to get the register with
maximum cycle is the obtaining the proper correlation of
streams in feedback. In this subgroup, thereare registerswith
feedback of the prime polynomial. The transformations of
the registers can be particularly useful in the field of testing
and in communicationdevices.Theproposed solution canbe
used in reconfigurableh ardware.T ransformationspresented
in thearticledonotexhaustallpossibilitiesof implementing
transformations. The discussion presented in the article ex-
tends thepossibilitiesofLFSRsuse in thecircuit testingand
cryptography.
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